This website requires JavaScript.
Explore
Help
Sign In
TJU-SUN-LAB
/
EDA-for-student
Watch
1
Star
0
Fork
0
You've already forked EDA-for-student
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
2
Commits
1
Branch
0
Tags
master
Go to file
Add File
New File
Upload File
Apply Patch
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
sunbiao
e52985d0cb
更新 README.md
2024-03-18 09:55:48 +08:00
README.md
更新 README.md
2024-03-18 09:55:48 +08:00
README.md
EDA-for-student
Verilog集成开发环境
Intel Quartus Prime Design Suite [
官方下载链接
]
AMD Vivado Design Suite [
官方下载链接
]
Verilog仿真工具
闭源仿真工具ModelSim [
官方下载链接
]
开源仿真工具Verilator [
Github下载链接
] [
本地下载链接
]
综合工具
开源综合工具yosys [
Github下载链接
]
学习资料
FPGA Tutorial [
Github下载链接
]
Verilog必做练习题HDLBits [
官方网站
]
另一个Verilog Practice [
Github下载链接
]
Basic_verilog [
Github下载链接
]
32-Verilog-Mini-Projects [
Github下载链接
]
Reference in New Issue
View Git Blame
Copy Permalink
Description
No description provided
Readme
29
KiB