This website requires JavaScript.
Explore
Help
Register
Sign In
TJU-SUN-LAB
/
waveform_acquisition_FPGA_code
Watch
2
Star
0
Fork
You've already forked waveform_acquisition_FPGA_code
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
main
waveform_acquisition_FPGA_code
/
puart2
/
clk_gen_inst.v
6 lines
85 B
Verilog
Raw
Permalink
Blame
History
clk_gen
clk_gen_inst
(
.
inclk0
(
inclk0_sig
)
,
.
c0
(
c0_sig
)
,
.
c1
(
c1_sig
)
)
;
Reference in New Issue
View Git Blame
Copy Permalink