waveform_acquisition_FPGA_code/puart2/clk_gen.qip

8 lines
512 B
Plaintext

set_global_assignment -name IP_TOOL_NAME "ALTPLL"
set_global_assignment -name IP_TOOL_VERSION "17.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "clk_gen.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_gen_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_gen_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_gen.ppf"]